Ensuring non-functional safety properties on embedded multicore systems

Simon Wegener, AbsInt Angewandte Informatik GmbH

Outline

Introduction

Why are we interested in non-functional properties?

Timing

Why are multicores hard to analyze?

Memory

How can we ensure safety properties by construction?

Conclusion

AbsInt Angewandte Informatik GmbH

- Provides advanced development tools for embedded systems, and tools for validation, verification, and certification of safety-critical software.
- Founded in February 1998 by six researchers of Saarland University, Germany, from the group of programming languages and compiler construction of Prof. Dr. Dr. h.c. mult. R. Wilhelm.
- Privately held by the founders.
- 45 + employees.
- Selected customers:



Key Products

Astrée

 Detects all runtime errors, data races, deadlocks, and other critical errors

RuleChecker

Checks coding guidelines (MISRA, CERT, ...)

CompCert

Formally verified optimizing C compiler

StackAnalyzer

- Safe upper bounds on maximal stack: no more stack overflows
 Timing Analysis Solutions
- aiT WCET Analyzer: Safe upper bounds on worst-case execution time: timing guarantees
- TimeWeaver: Hybrid worst-case timing analysis for High-End CPUs: combines tracing with static analysis
- TimingProfiler: Timing estimates: continuous timing feedback and optimization during early SW-development





Development Process



Functional Safety

- Demonstration of functional correctness
 - Well-defined criteria
 - Automated and/or model-based testing
 - Formal techniques: model checking, theorem proving
- Satisfaction of safety-relevant non-functional requirements
 - No runtime errors (e.g. division by zero, overflow, invalid pointer access, out-of-bounds array access)
 - Resource usage:
 - Timing requirements (e.g. WCET, WCRT)
 - Memory requirements (e.g. no stack overflow)
 - Robustness / freedom of interference (e.g. no corruption of content, incorrect synchronization, illegal read/write accesses)
 - Insufficient: Tests & Measurements
 - No specific test cases, unclear test end criteria, no full coverage possible
 - "Testing, in general, cannot show the absence of errors." [DO-178B]
 - Formal technique: abstract interpretation.

Required by DO-1788 / DO-178C / ISO-26262, EN-50128, IEC-61508

Required by D0-1788 / D0-178C / ISO-26262, EN-50128, IEC-61508

Trends in Automotive

- Code size explosion
 - LOC per car 2010: up to 10 million
 - LOC per car 2016: up to 150 million (factor 15)
- Software becomes key value proposition
 - Cars in transition from hardware driven machines to software-driven electronic devices
- Snowballing complexity is causing significant software-related quality issues.
- Quality and security of vehicle software and electronics are key requirements to guarantee safety.

Excerpts from:

Ondrej Burkacky, Johannes Deichmann, Georg Doll, Christian Knochenhauer. Rethinking car software and electronics architecture. Report McKinsey & Company, Feb. 2018.



PART I – Timing Analysis



Safety-Critical Hard Real-Time Software

- Controllers in planes, cars, plants, ... are expected to finish their tasks within reliable time bounds.
- Timing analysis must be performed.



Automotive: ISO-26262

Table 1 — Topics to be covered by modelling	and coding g	uidelin	es			
Tania		ASIL				
iopics		в	С	D _	_	Criticality levels
1a Enforcement of low complexity	++	++	++	++		A(lowest)
1b Use of language subsets ^b	++	++	++	++		to D (highest)
^b The objectives of method 1b are					Ч.	
 Exclusion of ambiguously defined language constructs which might be in programmers, code generators or compilers. 	terpreted different	ly by diff	ferent m	odellers,		
 Exclusion of language constructs which from experience easily lead to mista or identical naming of local and global variables. Exclusion of language constructs which might result in unhandled run-time exclusion. 	akes, for example a prors.	assignme	ents in co	onditions		

7.4.17 An upper estimation of required resources for the embedded software shall be made, including:

- a) the execution time;
- b) the storage space; and

Excerpt from: ISO 26262-6 Road vehicles - Functional safety – Part 6: Product development: software level, 2011



Execution Time Variablility (Singlecore)



Up to a factor of 100 between best-case and worst-case!



Timing Anomalies



Timing anomaly due to scheduling effects. When A hits the cache, the overall execution time is longer than in case of a cache miss.

The Timing Problem



GAbsInt

The Timing Problem



GAbsInt

The Timing Problem



Static WCET analysis may produce unsatisfactory results for unpredictable architectures

Two Levels of Timing Analysis

- Code level
 - Single process, task, ISR
 - Focus on
 - Control flow
 - Processor architecture with pipelines and caches
 - WCET
- System level
 - Multiple functions or tasks
 - Focus on
 - Integration and scheduling
 - End-to-end timing
 - Worst-Case Response Time (WCRT)



Problem Solved?

Reinhard Wilhelm et al.: The Worst-case Execution Time Problem

Overview of Methods and Survey of Tools

CONCLUSIONS

"The problem of determining upper bounds on execution times for single tasks and for quite complex processor architectures has been solved. Several commercial WCET tools are available and have experienced very positive feedback from extensive industrial use."

ACM Transactions on Embedded Computing Systems, Vol. 7, No. 3, April 2008.



Problem Solved? No!

- The statement only addressed singlecore architectures.
- Many publications concerning multicore timing analysis, and several research projects investigated multicore timing analysis:
 - ARAMiS
 - ARAMiS II
 - ARGO
 - ASSUME
 - CERTAINTY
 - CONIRAS
 - PREDATOR
 - T-CREST

PART I – Timing Analysis

Resource Conflicts



Singlecore





Singlecore





Singlecore





Multicore

Task 2



Multicore





Multicore with Resource Conflicts





Multicore with Resource Conflicts





Problem: Resource Conflicts

Any sound multicore WCET analysis must take interference delays into account!





Bundesarchiv, Bild 102-12023 / Georg Pahl / CC-BY-SA

GOER

Memory Requests

Memory

Freescale QorlQ P4080



AbsInt

Freescale P4080 Access Latencies

Derived through measurements

Jan Nowotsch et al. *Multi-core interference-sensitive WCET analysis leveraging runtime resource capacity enforcement.* ECRTS 2014

TABLE I.P4080 MEMORY ACCESS LATENCIES FOR INCREASINGNUMBER OF CONCURRENT CORES. LATENCIES USED FOR EVALUATION
ARE MARKED BOLD.

	latency [cycles]											
cores	1	2	3	4	5	6	7	8				
read	41	75	171	269	296	439	460	604				
write	39	164	245	463	517	737	784	1007				

Write latency increased by 2550 % if all cores try to write concurrently to main memory

Assuming Full Interference

- e500mc core in very deterministic configuration
- Small benchmark program
- Measured (single core, no interference)
 - 610 ms
- Measured (all cores active)
 - 750 ms
- Safe WCET bound from aiT (single core)
 - 628 ms
- Safe WCET bound from aiT (assuming full interference)
 - 4571 ms

 Huge overestimation, safe WCET bound exceeds deadline

Architectural Differences

bsInt

Typical Embedded Multi-processing Platform



Architectural Differences

Typical COTS Multi-core System





Architectural Differences

 3 – 4 orders of magnitude more resource conflicts due to shared memory





PART I – Timing Analysis

Analysis Techniques



Analysis techniques

- Joint analysis (integrated code-level/system-level analysis) vs.
 separate WCET analysis for each core
- Static methods vs. measurement-based/hybrid methods
- (Probabilistic methods)
Joint Analysis

- Simultaneous analysis of concurrently running tasks
- But: pipeline state graph of one basic block may contain already several thousand states when computing the singlecore WCET
- Computationally not feasible due to huge state space



Separate Analysis

- Use singlecore WCET analysis, add interference costs in extra step
- Computationally easier
- But: we need to take care for non-timingcompositional architectures
- Idea for memory accesses:
 - Since memory accesses are orders of magnitude slower than normal instructions, one can argue that the pipeline will drain during the processing of memory accesses.
 - Thus, the interference delays imposed by resource conflicts do not cause timing anomalies and can be added later to the singlecore WCET bound.





TimeWeaver (Multicore)





Hybrid WCET Analysis

- Combines static analysis and hardware measurements
- Computes WCET estimate based on
 - Execution times from traces and
 - Static value & worst-case path analysis
- Observed interferences are automatically taken into account ⇒ by ist very nature a joint analysis

Probe Effect

Caveat: probe effect! Measurements distorted by effects of code instrumentation

NOTE 3 If instrumented code is used to determine the degree of coverage, it can be necessary to show that the instrumentation has no effect on the test results. This can be done by repeating the tests with non-instrumented code.

9.4.6 The test environment for software unit testing shall correspond as closely as possible to the target environment. If the software unit testing is not carried out in the target environment, the differences in the source and object code, and the differences between the test environment and the target environment, shall be analysed in order to specify additional tests in the target environment during the subsequent test phases.

Excerpt from:

ISO 26262-6 Road vehicles - Functional safety – Part 6: Product development: Software Level, 2011.

⇒ Use non-intrusive hardware support of modern processors

Real-Time Trace Formats

- Provided many modern high-end processors
 - ✓ Nexus IEEE-ISTO 5001 program trace events (at least class 2)^{*} in trace data, e.g. generated by
 - PowerPC NXP Qorivva, QorIQ P- and T-series, e.g. MPC55xx/MPC56xx/MPC57xx, P204x/P30xx/P40xx/P50xx
 - CoreSight Embedded Trace Macrocell (ETM) instruction trace data, e.g. generated by
 - ARMv7/v8 AARch32, e.g., Cortex-A53, Cortex-R5F
 - Multi-Core Debug Solution (MCDS) Program Traces (at least Flow Traces) e.g. generated by
 - Infineon TriCore AURIX platform
 - Infineon C16x/XC2000 platform

(*) class 1 correspond to JTAG debugger -- class 4 to real-time instruction traces

Nexus Traces

- Trace segments, separated by trace events
- Contents of trace message for a trace event:
 - Time stamp + Address + Content of Branch-History-Buffer (BHB)

```
+056 TCODE =1D PT - IBHSM F- ADDR = F1F4 HIST =2 TS =8847
+064 TCODE =21 PT - PTCM EVCODE =A TS =88 F1
+072 TCODE =1C PT - IBHM U- ADDR =03 DC HIST =1 TS =8 D62
+080 TCODE =21 PT - PTCM EVCODE =A TS =8 E2F
+088 TCODE =21 PT - PTCM EVCODE =A TS =8 FBA
+096 TCODE =21 PT - PTCM EVCODE =A TS =9105
```

- One trace event
 - for each indirect branch
 - when the BHB is full
- \Rightarrow Not for every branch exists a timestamp

Trace Analysis

- Trace graph: super-graph over all input traces
 - Nodes: trace points (addresses of trace events)
 - Edges: trace segments; edge costs: execution time from traces
- Trace segments are context-sensitive
 - A trace segment represents (context-sensitive) CFG edges
 - Multiple trace graph edges between two trace points
- Connecting trace to input binary
 - Trace event/trace point → point in the control-flow graph (CFG)
 - Trace segment → program path between trace points, annotated with costs

The Path Coverage Aspect ...



Extrapolated WCET

 TimeWeaver extrapolates the timing from concrete execution traces to a worst-case execution time (WCET) estimate. Example:



PART I – Timing Analysis

Reducing Resource Conflicts



Reducing Resource Conflicts

- Privatisation of shared resources
 - Temporal partioning
 - Spatial partioning
 - Budget-based partioning

Privatisation of Shared Resources

 TDMA-based resource scheduling (cf. Schranzhofer et al., "Timing predictability on multi-processor systems with shared resources", RePP workshop 2009)



• Needs changes on existing code

Privatisation of Shared Resources

• Copy data in warm-up phase from shared memory to local memory, copy data in cool-down phase from local memory to shared memory



- Needs tool or operating system support
- May have severe performance impact

Runtime Resource Capacity Enforcement

- Uses three main concepts to reduce the interference delays
 - Limitation
 - Monitoring
 - Suspension
- Especially useful for mixed-critically systems
- Also provides a safety net against SEUs (single event upsets)

Example

- Consider a system of four tasks, mapped to four cores
- One of the tasks has high criticality, the others have low criticality



Limitation of Critical Tasks

- The resource capacity is the worst-case number of resource accesses (WCRA)
- Can be computed statically, e.g. with a modified version of aiT



Limitation of Non-critical Tasks

- Compute the single-core WCET of the critical task
- This gives the slack time of the critical task, which equals the amount of interference delay we can allow
- Divide the slack time by the interference delay of one access with maximal interference
- This gives the number of accesses that can be delayed in the critical task, and equals the capacity of the non-critical tasks



Monitoring & Suspension

- Runtime monitoring via performance counters is used to observe the number of actual resource accesses
- Tasks exceeding their access capacity are suspended by the operating system



Multi-core WCET

 OS enforces interference delay which is smaller than the slack time ⇒ the deadline is never missed



PART I – Timing Analysis

Smart Hardware Configurations



Design Guidelines for Predictable Multicores

- 1. Fully timing compositional cores: no timing anomalies, no domino effects
- 2. Disjoint data and instruction caches
 - Unified caches cause uncertainties on data accesses to interfere with the instruction cache analysis
- 3. LRU replacement policies for caches
 - pLRU and FIFO replacement policies are not well predictable
- 4. Private caches
 - Shared caches induce uncertainty on their contents
- 5. Private memories, lonely sharing
 - Access latency to shared resources depends on utilization
- 6. Shared bus protocol with bounded access delay

PREDATOR was an ICT project in the 7th Framework Program of the EU

GAbsInt

Freescale QorlQ P4080



AbsInt

Freescale QorlQ P4080

- 1. Fully timing compositional cores
- 2. Disjoint data and instruction caches
- 3. LRU replacement policies for caches
- 4. Private caches
- 5. Private memories, lonely sharing
- 6. Shared bus protocol with bounded access delay





Infineon AURIX TC27x





Infineon AURIX TC27x

- 1. Fully timing compositional cores
- 2. Disjoint data and instruction caches
- 3. LRU replacement policies for caches
- 4. Private caches
- 5. Private memories, lonely sharing
- 6. Shared bus protocol with bounded access delay





Infineon AURIX TC27x - Configuration

- Use one dedicated program flash memory for each of the performance cores to avoid conflicting accesses. Use the data flash for the efficiency core, if needed.
- Use the core-local data scratchpad whenever possible instead of the shared RAM to reduce conflicting accesses. If possible, preload data from the shared RAM and data flash to the local scratchpad memories to control when accesses to the shared memory happen.
- Place the stack in the core-local data scratchpad.
- I/O channels (CAN, FlexRay, . . .) should not be accessed by multiple cores. Assign each I/O channel in use to a specific core.
- Avoid accesses to core-local scratchpad memories from other cores.

PART II – Memory



Using Generic Software Components for Safety-critical Embedded Systems



DEVELOPMENT PROCESSES I TOOLS I PLATFORMS FOR SAFETY-CRITICIAL MULTICORE SYSTEMS

This work was funded by the German Federal Ministry for Education and Research (BMBF) within the project ARAMIS II with the funding ID 01IS16025. The responsibility for the content remains with the authors.

GEFÖRDERT VOM



Bundesministerium für Bildung und Forschung Using Generic Software Components for Safety-critical Embedded Systems

SCHAEFFLER CO4e Co4e



Goal

- Automate deployment and memory mapping
- Optimize mapping
- Enable the (re-)use of generic software components
- At the same time: ensure functional safety properties

Workflow



Input



Construction Kit

- Hardware family is predetermined, for example Infineon AURIX
- ... but different members of the family differ in cost and capabilities (e.g. memory size, number of cores)
- Control algorithms are available as a generic modelbased component library
- ... but need to be adapted to concrete hardware platform and software architecture
Project-specific Requirements

- Some tasks must be performed in a given timeframe, and with a given frequency (⇒ real-time requirements)
- Some tasks are not allowed to access data of other tasks (⇒ spatial isolation)
- Some components shall not run on the same core / processor (⇒ dislocality), for fail-safe monitoring or fail-operational systems



ASSIST – Input

```
Hardware {
 /* ... */
 Processor Processor1 {
   Manufacturer = "Infineon";
   Type = "TC277";
   Provides 32768 of exclusive feature "LMU RAM";
   Provides 4194304 of exclusive feature "PMU Program Flash";
   Core Core0 {
       Capacity = 100;
       Architecture = "TriCore 1.6 P";
       Provides shared feature "Performance";
        Provides shared feature "FPU";
       Provides 16384 of exclusive feature "I-Cache";
       Provides 8192 of exclusive feature "D-Cache";
   Core Core1 {
       /* identical to Core0 */
   Core Core2 {
       Capacity = 60;
       Architecture = "TriCore 1.6 E";
       Provides shared feature "Efficiency";
       Provides shared feature "FPU";
       Provides shared feature "Lockstep";
       Provides 8192 of exclusive feature "I-Cache";
       Provides 128 of exclusive feature "DMI Readbuffer";
```

Figure 3: Hardware Specification in ASSIST



ASSIST – Input

```
Software {
 Application OS_Application_0 {
   Task T1_Controllers { CoreUtilization = 2; }
 Application OS_Application_1 {
     Task T3_AttitudeObserver { CoreUtilization = 20; }
 Application OS_Application_2 {
    Task T2_EngineController {
            CoreUtilization = 2;
            Requires shared Core feature "Lockstep";
 Application OS_Application_3 {
     Task T4_HeightObserver { CoreUtilization = 20; }
 Application OS_Application_4 {
    Task T6 DSP { CoreUtilization = 3; }
 Application OS_Application_5 {
     Task T5_AltitudeObserver { CoreUtilization = 20; }
```

Figure 4: Applications and Tasks in ASSIST





Figure 5: Task Dependency Graph

TaskGraph {
 T6_DSP -> T3_AttitudeObserver;
 T3_AttitudeObserver -> T4_HeightObserver, T5_AltitudeObserver;
 T4_HeightObserver -> T1_Controllers;
 T5_AltitudeObserver -> T1_Controllers;
 T1_Controllers -> T2_EngineController;

Figure 6: Task Graph Specification in ASSIST



ASSIST – Input

```
Restrictions {
    T6_DSP, T3_AttitudeObserver dislocal up to Core;
    T6_DSP, T4_HeightObserver dislocal up to Core;
}
```

Figure 7: Mapping Constraint Specification in ASSIST





Figure 10: Deployment solution found by ASSIST

AbsInt

GAbsInt

OS Configuration (*.arxml)

3105	<short-name>T1_Controllers</short-name>
3106	<pre><definition-ref_dest="ecuc-param-conf-container-def">/MICROSAR/os/ostask</definition-ref_dest="ecuc-param-conf-container-def"></pre>
3107	<parameter-values></parameter-values>
3108	<pre><ecuc-numerical-param-value></ecuc-numerical-param-value></pre>
3109	<pre></pre> CDEFINITION-REF DEST="ECUC-INTEGER-PARAM-DEF">/MICROSAR/Os/OsTask/OsTaskActivation
3110	<value></value>
3111	
3112	<ecuc-numerical-param-value></ecuc-numerical-param-value>
3113	<pre></pre> CDEFINITION-REF DEST="ECUC-INTEGER-PARAM-DEF">/MICROSAR/Os/OsTask/OsTaskPriority
3114	<value>6</value>
3115	
3116	<pre><ecuc-textual-param-value></ecuc-textual-param-value></pre>
3117	<pre></pre> <pre><</pre>
3118	<value>Full</value>
3119	
3120	<ecuc-numerical-param-value></ecuc-numerical-param-value>
3121	<pre></pre> CDEFINITION-REF DEST="ECUC-BOOLEAN-PARAM-DEF">/MICROSAR/Os/OsTask/OsTaskStackSharing
3122	<value>false</value>
3123	
3124	<ecuc-numerical-param-value></ecuc-numerical-param-value>
3125	<pre></pre> CDEFINITION-REF DEST="ECUC-INTEGER-PARAM-DEF">/MICROSAR/Os/OsTask/OsTaskStackSize
3126	<value>1024</value>
3127	
3128	<ecuc-textual-param-value></ecuc-textual-param-value>
3129	<pre></pre> Comparison Com Comparison Comparison Com Comparison Comparison Com
3130	<value>auto</value>
3131	
3132	

ASSIST – Output



Astrée – Input

3104	<pre><ecuc-container-value uuid="4c1f47c8-5630-4b7f-836d-5c5618980ff2"></ecuc-container-value></pre>
3105	<short-name>T1_Controllers</short-name>
3106	<pre><definition-ref dest="ECUC-PARAM-CONF-CONTAINER-DEF">/MICROSAR/Os/OsTask</definition-ref></pre>
3107	<parameter-values></parameter-values>
3108	<ecuc-numerical-param-value></ecuc-numerical-param-value>
3109	<pre><pre><pre></pre></pre></pre>
3110	<value></value>
3111	
3112	<ecuc-numerical-param-value></ecuc-numerical-param-value>
3113	<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>
3114	<value>6</value>
3115	
3116	<ecuc-textual-param-value></ecuc-textual-param-value>
3117	<pre></pre> CDEFINITION-REF DEST="ECUC-ENUMERATION-PARAM-DEF">/MICROSAR/Os/OsTask/OsTaskSchedule
3118	<value>FULL</value>
3119	
3120	<ecuc-numerical-param-value></ecuc-numerical-param-value>
3121	<pre><decode content="" o<="" of="" second="" td="" the=""></decode></pre>
3122	<value>false</value>
3123	
3124	<ecuc-numerical-param-value></ecuc-numerical-param-value>
3125	<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>
3126	<value>1024</value>
3127	
3128	<ecuc-textual-param-value></ecuc-textual-param-value>
3129	<pre><pre></pre></pre>
3130	<value>AUTO</value>
3131	
3132	

OS Configuration (*.arxml)



Astrée – Input

2019-10-01 : vim — Konsol

File E	dit View Bookmarks Settings Help		
beebs	: bash 🕱 swegener : bash 🕱 2019-10-01 : vim 🕱		
93	<pre># combined # Sum: EngineController/thrusttorque-to-throttle conversion/Sum1 */ tor to thro conv_Sum4 = Sh2 throttle per torque2 + (Sh2 Lockup Table +</pre>	98 /**\ 99	
95	Sb3_throttle_per_torqueY);	100 **/	
96		101 /**\	
97 08	/* Saturation: EngineController/thrusttorque-to-throttle conversion/EngineCap2 */	102 VARIABLES	
98 99	/* combined # Targetink outport: EngineCaptoller/throttleFront engCtr */	103 (************************************	
00	Out_throttleFront_engCtr = tor_to_thro_convEngleteap2_uplimit;	105 /************************************	
01		106 SLGlobal: Default storage class for global variables Width: 32	
02 02	else (107 ************************************	
03 04	/* CONST: global constants (RCM) Wight: 32 */ CONST Float32 for to the conv EngineCan2 lowlimit = -40 156864166259766E: /* MTN/MAX: -40 15	108 extern Float32 In _engltr_takeot7_g_sw; 109 extern Float32 In engltr_takeot7_tr:	
05	6864166259840.1568641662598 */	110 extern Float32 In_engCtr_torqueX_NM_attCtr;	
06		<pre>111 extern Float32 In_engCtr_torqueY_NM_attCtr;</pre>	
07 07	if (tor_to_thro_convSum4 < tor_to_thro_convEngineCap2_lowlimit) {	<pre>112 extern Float32 In_engCtr_torqueZ_NM_attCtr;</pre>	
80 80	/* # combined # TargetLink outport: EngineController/throttlerront_engCtr */	113 extern Float32 Out_throttlerront_engCtr;	
10	}	115 extern Float2 out throttleer enectr:	
	else (<pre>116 extern Float32 Out_throttleRight_engCtr;</pre>	
12	/* # combined # TargetLink outport: EngineController/throttleFront_engCtr */	117 extern Float32 Out_thrustZ_N_engCtr;	
13 14	Out_throttleFront_engCtr = tor_to_thro_convSum4;	118 extern Float32 Out_torqueX_NN_engCtr;	
14	۲. ۲. ۲. ۲. ۲. ۲. ۲. ۲. ۲. ۲. ۲. ۲. ۲. ۲	120	
		121 /***********************************	
17	/* TableLookup: EngineController/throttle-to-thrusttorque_conversion/Lookup Table2	122 SLGlobal: Default storage class for global variables Width: 8	
18 10	<pre># combined # TargetLink outport: EngineController/throttleFront_engCtr */ Sha Lockum Tables = TableS21272105 b(%Sha Lockum Tables man (ut throttleFront angCtr);</pre>	123 ************************************	
20	SUZ_LOOKUP_TADIEZ - TADIDSSIZISIZO_D(&SUZ_LOOKUP_TADIEZ_MAP, OUL_CHTOILLEFTONL_ENGLT),	125	
21	/* Sum: EngineController/thrusttorque-to-throttle conversion/Sum7	126 /************************************	
22	# combined # Sum: EngineController/thrusttorque-to-throttle conversion/Sum */	127 SLGlobalConst: Default storage class for global const variables Width: 32	
23 24	tor_to_thro_convSum7 = (Sb3_Lookup_Table + Sb3_throttle_per_torqueX) -		
24 25	sus_tinotte_per_torquez,	139 extern const Float32 Sb2_Lookup Table _axis[10]: /* different constrained ranges */	
26	/* Saturation: EngineController/thrusttorque-to-throttle conversion/EngineCap1 */	131 extern const Float32 Sb2_Lookup_Table3_axis[10]; /* different constrained ranges */	
	if (tor_to_thro_convSum7 > tor_to_thro_convEngineCap1_uplimit) {	132 extern const Float32 Sb2_Lookup_Table_axis[10]; /* different constrained ranges */	
28	/* # combined # TargetLink outport: EngineController/throttleLeft_engCtr */	133 extern const Float32 Sb3_Lookup_Table_axis[10]; /* different constrained ranges */	
29 30	out_informetert_engetr = tof_to_convenginetapr_uprimit,	136 extern constrained ranges */	
	else (136 extern const Float32 tor_conv_Lookup_Table3_table[10]; /* different constrained ranges */	
	/* CONST: global constants (ROM) Width: 32 */	<pre>137 extern const Float32 tor_conv_Lookup_Table_table[10]; /* different constrained ranges */</pre>	
33	CONST Float32 tor_to_thro_convEngineCap1_lowlimit = -40.156864166259766F; /* MIN/MAX: -40.15	[138 extern const Float32 tor_to_thro_convLookup_Table_table[10]; /* different constrained ranges */	
34 35	0804100239840.1508041002398 */	139 140 /*	
36	<pre>if (tor_to_thro_convSum7 < tor_to_thro_convEngineCap1_lowlimit) {</pre>	141 PARAMETERIZED MACROS	
	/* # combined # TargetLink outport: EngineController/throttleLeft_engCtr */	142 **/	
38	Out_throttleLeft_engCtr = tor_to_thro_convEngineCap1_lowlimit;	143 /**\	
39 40	else {	144 FORCIDOR ROUGHTES	
	/* # combined # TargetLink outport: EngineController/throttleLeft_engCtr */	146	
	Out_throttleLeft_engCtr = tor_to_thro_convSum7;	147 /************************************	
43	、) 、	148 GlobalFcnSpecStep: Default function class for not static model step functions	
44 45			
46	/* TableLookup: EngineController/throttle-to-thrusttorque conversion/Lookup Table3		
47	<pre># combined # TargetLink outport: EngineController/throttleLeft_engCtr */</pre>	152 #endif /* ENGINECONTROLLER_H */	
48	<pre>Sb2_Lookup_Table3 = Tab1DS3I2T3126_b(&Sb2_Lookup_Table3_map, Out_throttleLeft_engCtr);</pre>	152 / ***********************************	
49 50	/* TargetLink outport: EngineController/thrustZ N engCtr		
ource/	EngineController/EngineController.c [R0] 449,0-1	93% source/EngineController/EngineController.h [R0] 112,	1 Bo

Astrée – Output

Project Analysis Editors Edit Tools (►) (●) (■) (◆) (►) P # 🛕 i4copter Analyzed file: preprocessed/source/copter var2 4.c 🖸 Original source: /local/ssd/swegener/repositories/custome...;it/AID-3315-Braeunling/2019-10-01/source/copter var2 4.c 🔀 🔇 Information Configuration // Global DSP variables Preprocesso static float random value(float min, float max) { 30v static float random value(float min, float max) { Parser static int i = -1; static int i = -1; 🖋 Analyzer i *= -1;i *= -1: A Annotations return i * 5.f; return i * 5.f; // Dummy Random 34 Results Overview 786 StatusType TASK_T1_Controllers (void) { TASK(T1_Controllers) { 361 🐺 Call graph 787 static Float32 DiscreteIntegrator wrapper = 0.F; static Float32 DiscreteIntegrator wrapper = 0.F; Reports // Inputs for AltitudeController 🚢 IR graph In_altCtr_Altitude_m_rem = DiscreteIntegrator_wrapper; In_altCtr_Altitude_m_rem = DiscreteIntegrator_wrapper; Files DiscreteIntegrator wrapper += 0.009F * In altCtr VelocityZ Ms rem; 41 DiscreteIntegrator wrapper += 0.009F * In altCtr VelocityZ Ms rem; A 792 In_altCtr_VelocityZ_Ms_rem = Out_VelocityZ_Ms_rem; 42 In_altCtr_VelocityZ_Ms_rem = Out_VelocityZ_Ms_rem; A Preprocessed Original In altCtr AccZ g rem = 0.F; In altCtr AccZ g rem = 0.F; A 794 In_altCtr_Altitude_m_altObs_value = Out_Altitude_m_altObs_value; In_altCtr_Altitude_m_altObs_value = Out_Altitude_m_altObs_value; 44 AltitudeController.c ▲ 795 In altCtr Altitude m altObs noiseVariance = Out Altitude m altObs noiseVariance; 45 In altCtr Altitude m altObs noiseVariance = Out Altitude m altObs noiseVariance; AltitudeObserver.c In altCtr Altitude_m_altObs_processVariance = Out_Altitude_m_altObs_processVariance; In_altCtr_Altitude_m_altObs_processVariance = Out_Altitude_m_altObs_processVariance; 46 AttitudeController.c 797 In altCtr Altitude m altObs valid = 47 AttitudeObserver.c In_altCtr_VelocityZ_Ms_altObs_value = Out_VelocityZ_Ms_altObs_value In_altCtr_VelocityZ_Ms_altObs_value = Out_VelocityZ_Ms_altObs_value; clib.c In_altCtr_VelocityZ_Ms_altObs_noiseVariance = Out_VelocityZ_Ms_altObs_noiseVariance; In_altCtr_VelocityZ_Ms_altObs_noiseVariance = Out_VelocityZ_Ms_altObs_noiseVariance; copter var2 4.c In altCtr VelocityZ Ms altObs processVariance = Out VelocityZ Ms altObs processVariance In altCtr VelocityZ Ms altObs processVariance = Out VelocityZ Ms altObs processVariance; A 800 EngineController.c A 801 In altCtr VelocityZ Ms altObs valid = Out VelocityZ Ms altObs valid; In altCtr VelocityZ Ms altObs valid = Out VelocityZ Ms altObs valid; EngineController_lut.c A 802 In altCtr AccZ g altObs value = Out AccZ Mss altObs noiseVariance; In_altCtr_AccZ_g_altObs_value = Out_AccZ_Mss_altObs_noiseVariance; HeightObserver.c In altCtr AccZ g altObs noiseVariance = Out AccZ Mss altObs processVariance; <u>A</u> 803 In altCtr AccZ g altObs noiseVariance = Out AccZ Mss altObs processVariance; # osek_stub.c In_altCtr_AccZ_g_altObs_processVariance = Out AccZ_Mss_altObs_value; In altCtr AccZ g altObs processVariance = Out AccZ Mss altObs value; A 804 805 In_altCtr_AccZ_g_altObs_valid = In_altCtr_AccZ_g_altObs_noiseVariance in {0.} In_altCtr_AccZ_g_altObs_valid = Out_AccZ_Mss_altObs_valid; 56 57 Call Altitude Controller 807 STEP AltitudeController(); Float32 STEP AltitudeController(); (aka float) 808 809 // Inputs for AttitudeController In_attCtr_thrustZ g_rem = 1.F - Out_ThrustZ g_altCon; In attCtr thrustZ g rem = 1.F - Out ThrustZ g altCon: In attCtr angleX RAD rem = Out angleX RAD rem; 61 In attCtr angleX RAD rem = Out angleX RAD rem; In attCtr_angleY_RAD_rem = Out_angleY_RAD_rem; In_attCtr_angleY_RAD_rem = Out_angleY_RAD_rem; A 812 62 A 813 In_attCtr_angularRateZ_RADs_rem = Out_angularRateZ_RADs_rem; In_attCtr_angularRateZ_RADs_rem = Out_angularRateZ_RADs_rem; In_attCtr_statesY_attObs_angularState1 = Out_angularStatesY_attObs_angularState1; In_attCtr_statesY_attObs_angularState1 = Out_angularStatesY_attObs_angularState1; In_attCtr_statesY_attObs_angularState2 = Out angularStatesY_attObs_angularState2; In_attCtr_statesY_attObs_angularState2 = Out_angularStatesY_attObs_angularState2; In attCtr statesY attObs angularRate = Out angularStatesY attObs angularRate; In attCtr statesY attObs angularRate = Out angularStatesY attObs angularRate; In_attCtr_statesY_attObs_angle = Out_angularStatesY_attObs_angle; In_attCtr_statesY_attObs_angle = Out_angularStatesY_attObs_angle; Line 797, column 41 Line 47, column 1 [call#TaskExec at osek stub.c:4024.0-4059.1 call#TASK_T1_Controllers at osek_stub.c:4050.2-34 ALARM (B) read write data_race: read-write data-race in memcpy 1 byte(s) at [Out Altitude m altObs_valid@0] in process 6: T1 Controllers at copter_var2 4.c:797.40-67] > In_altCtr_Altitude_m_altObs_valid = Out_Altitude_m_altObs_valid; Alarms for each possible runtime error **Resource Monitor** Project Summary Filter: More filters 235 of 235 findings visible Errors: 0 Order Туре Category Location Classification Comment Message Code locations with alarms: 16 🚩 Alarm (B) Read/write data race # copter_var2_4.c:796.50-87 ALARM (B) read write data race: read-write data-race in memcpy 4 byte(s) at [Out Altitude m altObs processVaria **Bun-time errors: 159** Flow anomalies: 13 Alarm (B) # copter_var2_4.c:797.40-67 Rule violations: 2 18 Alarm (B) Read/write data race # copter var2 4.c:798.42-71 ALARM (B) read write data race: read-write data-race in memcpy 4 byte(s) at [Out VelocityZ Ms altObs value@0] Memory locations with alarms: 19 ALARM (A) invalid float argument: can be NaN or infinity [-3.4028234663852886e+38, 3.4028234663852886e+38] Data races: 54 Δlarm (Δ) Float argument can be NaN or infinity # copter var2 4.c:798.42-71 Reached code: 99% Alarma (D) # contor yor2 4 cr700 50 07 ALADM (D) read write data race, read write data race in memory 4 byte/c) at [Out Velecity7 Mc altObe poice//aria 20 Boad/write data race **Duration:** 1min 47s

😫 Applications 🗄 🚰 AbsInt Advanced An... 🔯 astree : bash — Kon...

▲ Output ▼ Findings ▲ Not reached ▲ Data flow ▲ Watch ▲ Search ▲ Taints ▲ Debug

- J

Astrée – Memory Safety

Table 1: Mapping of Requirements of Type- and Memory Safety [2] to Astrée Alarm Types [1].

Requirement	Alarm Type
Operations only applied for	Invalid pointer comparison
instances of correct type	Subtraction of invalid pointers
	Attempt to write to a constant
	Dereference of mis-aligned pointer
	Overflow of Integers or Float
	Invalid shift argument
	Use of uninitialized variables
	Division or modulo by zero
	Undefined integer modulo
	Invalid function calls
	Unsynchronized access to shared data
Access only existing objects	Dereference of null or invalid pointer
	Pointer to invalid or null function
	Use of dangling pointer
	Arithmetics on invalid pointers
	Possible overflow upon dereference
Access only inside object	Incorrect field dereference
boundaries	Out-of-bound array access
	Dereference of mis-aligned pointer
	Possible overflow upon dereference

Astrée – Output

AbsInt Advanced Analyzer for C - Astrée - i4copter (1)

Project Analysis Editors Tools Help R 🚍 🗟 🖹 🗰 🤗 🕟 🗭 🔹 🔶 C 🕅

A i4copter	Findings/C Findings/F Findings/Classification	Rule violations Reachabili	y Met	trics Data flow	Control flow	Filter	r
Information Configuration	All variables					-	Processes
Preprocessor			1	2			
ABG Parson	In_attCtr_statesY_attObs_angularState1		1 reads	1 writes		-	Process 10: 15_AIUU0eU05erVer
* Analysis	In attCtr statesY attObs angularState2		1 reads	1 writes			The case of the control of the contr
Analyzer	In_attCtr_takeOff_engCtr		11 reads	1 writes			
A Annotations	In_attCtr_thrustZ_g_rem		1 reads	1 writes			
Results	In_attObs_accX_g_dsp_noiseVariance		0 reads	1 writes			
🚭 Overview	In attObs accX g dsp value		3 reads	1 writes			
🚟 Call graph	In attObs accY g dsp noiseVariance		0 reads	1 writes			
// Reports	In_attObs_accY_g_dsp_processVariance		0 reads	1 writes			
🐺 IR graph	In_attObs_accY_g_dsp_valid		0 reads	1 writes			
Files	In_attObs_accY_g_dsp_value		3 reads	1 writes			
Descent of the	In attObs angularRateY RADs dsp noiseVariance		0 reads	1 writes			
Preprocessed Original	In attObs angularRateY RADs dsp processVarianc	2	0 reads	1 writes			
# AltitudeController.c	In_attObs_angularRateY_RADs_dsp_valid		0 reads	1 writes			
AltitudeObserver.c	In_attObs_angularRateY_RADs_dsp_value		2 reads	1 writes			
AttitudeController.c	In_attobs_takeOff_engCtr		0 reads	1 writes			
# clib.c	In attObs torgueY NM engCtr		1 reads	1 writes			
# copter var2 4.c	In_engCtr_takeoff_g_sw		1 reads	1 writes			
# EngineController.c	In_engCtr_thrustZ_N_attCtr		2 reads	1 writes			
# EngineController_lut.c	In_engCtr_torqueX_NM_attCtr		1 reads	1 writes			
HeightObserver.c	In_engCtr_torqueY_NM_attCtr		1 reads	1 writes			
# osek_stub.c	In heiObs Altitude m dsn value		1 reads	1 writes			
	In heiObs AngleX RAD attObs		1 reads	1 writes		:	
	In_heiObs_AngleY_RAD_attObs		1 reads	1 writes		:	
	In_heiObs_TakeOff_engCtr		1 reads	1 writes		-	
	In_heiObs_Thrust2_N_engCtr	shared variable	1 reads	1 writes		-	
	OSError params3	silated valiable	0 reads	1 writes		:	
	OutAccZ Mss heiObs valid		0 reads	1 writes		1	Detailed data-flow report
	; Martin Out_AccZ_Mss_altObs_noiseVariance	data race shared variable	1 reads	1 writes			
	Out_AccZ_Mss_altObs_processVariance	data race shared variable	1 reads	1 writes			
	Out_Acc2_Mss_altObs_value	data race shared variable	1 reads	1 writes		-	
	Out AccZ Mss heiObs noiseVariance		0 reads	1 writes			
	Out_AccZ_Mss_heiObs_processVariance		0 reads	1 writes			
	Out_AccZ_Mss_heiObs_value		1 reads	1 writes			
	Out_AccZ_g_dsp_noiseVariance	data race shared variable	1 reads	1 writes			
	Out_Acc2_g_dsp_processvariance Out_Acc2_g_dsp_valid	data race shared variable	1 reads	1 writes			
	Out AccZ g dsp value	data race shared variable	1 reads	1 writes			
	Out_Altitude_m_altObs_noiseVariance	data race shared variable	1 reads	1 writes			
	Out_Altitude_m_altObs_processVariance	data race shared variable	1 reads	1 writes			
	Out_Altitude_m_altObs_valid	data race shared variable	1 reads	1 writes			
	Out_Altitude_m_altObs_value Out_Altitude_m_dsp_poise\/ariance	data race shared variable	1 reads	1 writes			
	Out Altitude m dsp processVariance	data race shared variable	1 reads	2 writes			
	Out Altitude m dsp valid	data race shared variable	1 reads	2 writes			
Project Summary Resource Monitor	Out_Altitude_m_dsp_value	data race shared variable	2 reads	2 writes			
(,	Out_Altitude_m_heiObs_noiseVariance		0 reads	1 writes			
	Out_Altitude_m_heiObs_processvariance		0 reads	1 writes			
Code locations with alarms:	Out Altitude m heiObs value		0 reads	1 writes			
Run-time errors: 159	Out_ThrustZ_g_altCon		1 reads	3 writes			
Flow anomalies: 13	Out_VelocityZ_Ms_altObs_noiseVariance	data race shared variable	1 reads	1 writes			
Rule violations: 2	Out_VelocityZ_Ms_altObs_processVariance	data race shared variable	1 reads	1 writes			
Memory locations with alarms:	Out_velocity2_Ms_altObs_value Out_velocity7_Ms_altObs_value	data race shared variable	t reads	1 writes			
Data raceou 54	Out VelocityZ Ms heiObs noiseVariance	Gata race sildred variable	0 reads	1 writes		Ŧ	
Data rates: 54	ethan 🐨						
Reached code: 99%	Filter:	L.					
Duration: 1min 52s							
	▲ Output ▲ Findings ▲ Not reached ▲ D	ata flow 🔺 Watch 🔺 Sear	ch 🔺	Taints 🔺 Deb	ua		

🗈 🌲 Mi 08 Jul, 15:14 Simon Wegener

-

Overview



GAbsInt

OS Configuration (*.arxml)

3105	<short-name>T1_Controllers</short-name>
3106	<pre><definition-ref< pre="">Dest="Ecuc-param-conf-container-def">/MICROSAR/Os/OsTask</definition-ref<></pre>
3107	<parameter-values></parameter-values>
3108	<pre><ecuc-numerical-param-value></ecuc-numerical-param-value></pre>
3109	<pre><definition-ref dest="ECUC-INTEGER-PARAM-DEF">/MICROSAR/Os/OsTaskActivation</definition-ref></pre>
3110	<value>1</value>
3111	
3112	<ecuc-numerical-param-value></ecuc-numerical-param-value>
3113	<pre></pre> CDEFINITION-REFDEST="ECUC-INTEGER-PARAM-DEF">/MICROSAR/Os/OsTask/OsTaskPriority
3114	<value>6</value>
3115	
3116	<pre><ecuc-textual-param-value></ecuc-textual-param-value></pre>
3117	<pre></pre> <pre><</pre>
3118	<value>Full</value>
3119	
3120	<ecuc-numerical-param-value></ecuc-numerical-param-value>
3121	<pre></pre> CDEFINITION-REF DEST="ECUC-BOOLEAN-PARAM-DEF">/MICROSAR/Os/OsTask/OsTaskStackSharing
3122	<value>false</value>
3123	
3124	<pre><ecuc-numerical-param-value></ecuc-numerical-param-value></pre>
3125	<pre></pre> CDEFINITION-REF DEST="ECUC-INTEGER-PARAM-DEF">/MICROSAR/Os/OsTask/OsTaskStackSize
3126	<value>1024</value>
3127	
3128	<ecuc-textual-param-value></ecuc-textual-param-value>
3129	<pre></pre>
3130	<value>AUTO</value>
3131	
3132	

cAMP – Input

cAMP – Input

Table 2: Excerpt from Astrée Data Flow Report

Variable	Function	Access	Process	Data Races	Shared	Class
<pre>In_altCtr_AccZ_g_altObs_noiseVariance</pre>	TASK_T1_Controllers	write	T1_Controllers	no	no	process local
<pre>In_altCtr_AccZ_g_altObs_processVariance</pre>	TASK_T1_Controllers	write	T1_Controllers	no	no	process local
Out_accX_g_dsp_noiseVariance	TASK_T3_AttitudeObserver	read	T3_AttitudeObserver	yes	yes	global
Out_accX_g_dsp_noiseVariance	TASK_T6_DSP	write	T6_DSP	yes	yes	global
Out_accX_g_dsp_processVariance	TASK_T3_AttitudeObserver	read	T3_AttitudeObserver	yes	yes	global
Out_accX_g_dsp_processVariance	TASK_T6_DSP	write	T6_DSP	yes	yes	global
Out_torqueX_NM_attCtr	TASK_T2_EngineController	read	T2_EngineController	yes	yes	core local
Out_torqueX_NM_attCtr	STEP_AttitudeController	write	T1_Controllers	yes	yes	core local
Out_torqueX_NM_engCtr	TASK_T3_AttitudeObserver	read	T3_AttitudeObserver	yes	yes	core local



cAMP – Rules

- The rule set used for the classification is heavily influenced by the capabilities of the target hardware and reflects which memories should be preferred during data binding.
- The classification takes into account:
 - access behavior (type, origin, frequency),
 - task system (tasks, periodicity, allocation),
 - available memory and
 - additional requirements (binding constraints, special data classes).

Infineon AURIX TC27x





cAMP – Rules

- Processor-n, Task-local, Memory-local Data that is accessed by only one task, allocated on core n and placed in tightly-coupled memory
- Processor-n, Task-global, Memory-local Data that is accessed by more than one task, allocated on core n and placed in tightly-coupled memory
- Processor-global, Task-global, Memory-global Data that is accessed more than one task, allocated on one or more processing units and placed in global memory
- Constant, Memory-global Data that is only read by software and is placed in global memory.
- Some classes need special handling:
 - **Calibration Data** that is used for online calibration purposes.
 - **Measurement Data** that is used for online measurement purposes.



cAMP – Output

- Assignment of each variable to a memory section
- Adaption of code generation via TargetLink's variable classes, ____attribute___, and #pragma
- Linker command file
- MPU config / AUTOSAR OS isolation regions



Result

- A project-specific application ...
- ... which satisfies important non-functional requirements (memory safety, spatial isolation, etc)
- ... which is build from generic components
- ... and tailored to project-specific needs (e.g., hardware selection)
- ... optimized for run-time and memory efficiency

Result

- Automation saves a lot of time
- Manual deployment and memory mapping of took about a week
- Automatic workflow does this in less than a hour





Conclusion

- Ensuring non-functional safety properties is possible for multicores – but needs some work!
- Reduce resource conflicts with smart software architecture use sharing only where really needed.
- Reduce resource conflicts by using smart configurations of COTS multicores.
- Predictable multicores: less complexity and more precise results.

Conclusion

- The advanced tools of AbsInt help to ...
- ... verify the timing behaviour
- ... ensure memory safety
- ... prove the absence of runtime errors
- ... optimize your code base



email: info@absint.com https://www.absint.com